

# SCOORE

## Santa Cruz Out-of-Order Risc Engine

Rigo Dicochea, Tom Golubev, Abhishek Sharma, Anupam Garg, David Munday, Gregory Jackson, Carlos Cabrera, Elnaz Ebrahimi, Jose Renau

Micro-Architecture Santa Cruz (MASC Group)  
Dept. of Computer Engineering, UCSC


### OVERVIEW

SCOORE is a high performance Out-of-Order SPARC V8 processor currently under implementation by the MASC research lab at UCSC.

SCOORE has several novel aspects; it is an Out-of-Order implementation of the SPARC V8 ISA, it is also being developed with full FPGA and ASIC compatibility as a major design goal. In comparison with current Intel and AMD processors, SCOORE has a larger Issue Logic, Re-order Buffer (ROB), and Register File size. Design specifications call for an operating frequency of 1.4 GHz on 90 nm ASIC, and 175 MHz on an FPGA.

### FPGA IMPLEMENTATION

SCOORE is being used as a development platform to define a set of guidelines for FPGA-friendly Out-of-Order CPU designs. An Out-of-Order CPU completely implementable on an FPGA has not yet been efficiently achieved. This is a valuable feature that allows researchers to perform realistic evaluations and simulations.



XUPV5-LX110T



Nallatech FSB

- Xilinx Virtex-5
- XUP Board
  - DDR2 SODIMM
- Shared Board with OpenSPARC
  - Full System
- Nallatech FSB
  - X86 Host Boots Linux

- 1.4 GHz ASIC Frequency
- Efficient FPGA Synthesis
- 2 Way SMP

