


CNPS 10

2-21-08

11

GOAL: DESIGN AN N-BIT FULL ADDER.

FIRST: DESIGN A 1-BIT ADDER




47 Transistors

12

$$e_{out} \equiv (\bar{a} \cdot b \cdot c) + (a \cdot \bar{b} \cdot c) + (a \cdot b \cdot \bar{c}) + (a \cdot b \cdot c)$$

$$S \equiv [(\bar{a} \cdot \bar{b} \cdot c) + (\bar{a} \cdot b \cdot \bar{c})] + [(a \cdot \bar{b} \cdot \bar{c}) + (a \cdot b \cdot c)]$$





Sum-of-Product Expression for e_{out}

is from truth table.

See p. 89 of notes for

Circuit.


Note: There is no 3-input and gate.



$$x.(y.z) \equiv (x.y).z$$

Could also do

$$z = ((\bar{a}\bar{b}c + \bar{a}b\bar{c}) + a\bar{b}\bar{c}) + abc$$




Thus: $x(yz) \equiv (xy)z$ ✓

$$x + (y+z) \equiv (x+y) + z$$


57

x	y	z	x·y	(x·y)·z	(y·z)	x·(y·z)
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	1	0
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	1	0	0	0
1	1	1	1	1	1	1



EX. SUBTRACTION.

$$\begin{array}{r} 0^b \\ x \ x'0 \ 1 = 13 \\ \hline 0 \ 1 \ 1 \ 1 = 7 \\ \hline 0 \ 1 \ 1 \ 0 = 6 \end{array}$$



$$\text{Borrow} = \begin{cases} 1 & \text{if } a-b-\text{loan} < 0 \\ 0 & \text{if } a-b-\text{loan} \geq 0 \end{cases} \quad d = 2 \cdot \text{Borrow} + a - b - \text{loan}$$

TRUTH TABLE

a		b		loan		l	Borrow
0	0	0	0	0	0	0	0
0	0	0	1	0	1	1	1
0	1	0	0	0	1	1	1
0	1	1	0	0	0	1	1
1	0	0	0	0	1	0	0
1	0	1	0	0	0	0	0
1	1	0	0	0	0	0	0
1	1	1	0	0	1	1	1

Logical Expression:

$$f \equiv \bar{a}\bar{b}l + \bar{a}b\bar{l} + a\bar{b}\bar{l} + abl$$

$$f_{\text{arrow}} \equiv \bar{a}\bar{b}l + \bar{a}b\bar{l} + \bar{a}b\bar{l} + abl$$

Exercise: Draw the circuit.

$$\# \text{ Transistors} = 47$$

Control Circuits:


• Multiplexers

• Decoders

Multiplexer:

2^n input lines	}	$2^n + n$ INDEPENDENT INPUTS
n selector lines		


1 output line.



This circuit selects the input line whose label is identical to the bit string on the n selector lines, and copies it to out.

11


Ex. $n=3$



inputs = 8

rows = $2^n = 2^3 = 8$

Ex $n = 1$ # inputs = 3, \therefore # rows = 8



a	b	s	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Logical Expression:


$$\text{OUT} \equiv \bar{a}b\bar{s} + a\bar{b}\bar{s} + ab\bar{s} + abs$$

Simplified Expression:

$$\text{OUT} \equiv \bar{a}\bar{s} + bs$$

a	b	s	$\bar{a}\bar{s}$	bs	$a\bar{s} + bs$
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	1	1
1	0	0	1	0	1
1	0	1	0	0	0
1	1	0	1	0	1
1	1	1	0	1	1


circuit



Ques. #23 on p.180 asks for a 4-input multiplexer.

i.e. $n=2$

115



Consider

$$OUT \equiv a_0(\bar{s}_1\bar{s}_2) + a_1(\bar{s}_1s_2) + a_2(s_1\bar{s}_2) + a_3(s_1s_2)$$

00	01	10	11
----	----	----	----