



ENAPS 10 11-17-09



Recall: Goal to Design

n -bit full adder


• 1st Design 1-bit adder



• 2nd Assemble n 1-adder circuits
to build an n -bit adder.

TO CONSTRUCT THE FULL N-BIT ADDER WE COMBINE N COPIES OF THE ABOVE CIRCUIT.

$$\underbrace{[a_{n-1} \dots a_0]_2 + [b_{n-1} \dots b_0]_2}_{\text{INPUTS}} = \underbrace{[s_n s_{n-1} \dots s_0]_2}_{\text{OUTPUT}}$$



THE N-BIT FULL ADDER USES $47N$ TRANSISTORS.
 FOR EXAMPLE, A 32-BIT ADDER USES $47 \cdot 32$
 $= 1504$ TRANSISTORS


WHAT ABOUT SUBTRACTION ?

EX

$$\begin{array}{r} 10 \\ \times \times 0 1 = 13 \\ \underline{0 1 1 1} = 7 \\ 0 1 1 0 = 6 \end{array}$$

EXERCISE

DESIGN A 1-BIT SUBTRACTION CIRCUIT




IF $a - b - \text{LOAN} < 0$ THEN $\text{BORROW} = 1$, OTHERWISE $\text{BORROW} = 0$. THEN $d = \text{BORROW} + a - b - \text{LOAN}$


a	b	LOAN	d	BORROW
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

USING 1-SUB WE CAN BUILD AN N-BIT SUBTRACTOR

EX N=4




THE GENERAL N-BIT SUBTRACTOR LOOKS LIKE



Higher level languages

Abstracness Continuum



TRANSFORMATION Process

