Lecture times:

Mondays & Wednesdays 5:00-6:45 PM, Baskin Engineering 169

Lab:

Time: Thursdays and Fridays, 10:00 - 12:00 , Baskin Engineering 111

Office Hours: Tuesdays 10:00am , BE111

Instructor:

Anujan Varma (varma@soe.ucsc.edu)

Phone: 459-3505

Office: E2-221

Teaching Assistant:

Jeremy Richards (richards@soe.ucsc.edu)

Instructor Office Hours:

Mondays, 3:00-4:00 PM

Class WebForum
           The cmpe125 WebForum  is used as an online discussion forum to post
           questions/comments about the class and lab.

• Course Syllabus
• Slides from Lectures
• Introduction
• Lecture 1: Verilog primitives, data types and operators
• Lecture 2: Design of basic building blocks
• Practice Design for Weeks 1 -- 2
• Part 1: Design of an Arithmetic Logic Unit
• Part 2: Design of a Processor Pipeline
• Design Exercise 1: Packet Queuing Engine based on ZBT SRAM
  • Problem Description
  • IDT 71V546 Data Sheet
  • IDT 71V546 Verilog model (you can check it out with a simple testbench and top files I wrote.)
  • Model of Receive Block (for use as testbench)
  • Model of Transmit Block (for use as testbench)
  • A dummy top file that connects the Receive Block to Transmit Block and allows you exercise the two testbenches
• Design Exercise 2: Serializer/Deserializer
  • Problem Description
  • Transmit Testbench
  • Receive Testbench
    
• Description of main project
• Resources for main project
  • Notes on 8b10b code . Complete 8b/10b code tables
  • Altera UP2 Design Kit User Guide
  • Altera FLEX 10K FPGA Family Documentation
  • Synplify Pro synthesis tool documentation
  • VGA Controller Design App Note by Dave Vanden Bout

  On-line Verilog References

  • Verilog HDL Quick Reference Guide, Sutherland HDL, Inc.
  • On-line Verilog HandBook by Daniel Hyde, Bucknell University
  • Papers on Advanced Design Techniques using Verilog, Sunburst Design

  News
  Week of Nov.1  Please start design excercise 2 (SerDes). I have posted a simple tx and rx testbench.          Week of Oct 25 New TA Office Hours at 10:00am on Tuesdays. Week of Sep 27 Please register for the cmpe125 class WebForum. Please register for the lab section CMPE-125L-01 separately. You need to pick up a keycode for the lab (BE 111) from Baskin Engineering Lab Facilities in the basement of BE Building. They are not yet giving out keycodes, as the new machines in the lab are still being set up.

  
  

  General info · News · Events · Degree Programs · Research · Classes · Admissions · Advising · People · Jobs · Administration

  SOE Webmail · SOE SSH · SOE Wiki · Search · Sitemap · Contact us · Driving directions · Privacy · UCSC © Baskin School of Engineering, University of California, Santa Cruz 1156 High St., Santa Cruz, CA 95064 · (831) 459-2158 · webmaster@soe.ucsc.edu